Adding support for RISC-V