Comment # 39 on bug 1084812 from
Xilinx ZynqMP is also r0p4, thus is affected.


You are receiving this mail because: